

AMENDMENT TO THE CLAIMS

This listing of claims will replace all prior versions, and listings, of claims in the application.

1. (currently amended) A semiconductor integrated circuit wherein an analog circuit operating in response to a first clock signal and a digital circuit operating in response to a second clock signal having the same period as that of the first clock signal are formed on the same semiconductor substrate; comprising on the semiconductor substrate:

a plurality of phase shift circuits each relatively shifting a phase of one of the first clock signal and the second clock signal from a phase of the other of the first clock signal and the second clock signal by a different value; and

a noise measuring circuit for measuring a noise component generated by the analog circuit,

wherein the noise component is measured during a manufacturing stage.

2. (currently amended) The semiconductor integrated circuit according to claim 1, comprising on the semiconductor substrate:

selection control means for successively replacing and selecting the plurality of phase shift circuits during the manufacturing stage; and

phase shift setting means for obtaining a minimum value out of the noise components measured when each of the

phase shift circuits is selected and setting a phase shift value by fixedly selecting only a phase shift circuit selected when the noise component assumes the minimum value.

3. (original) The semiconductor integrated circuit according to claim 2, wherein

the number of the plurality of phase shift circuits is k (k : positive integer); and

the noise measuring circuit measures the noise component k times corresponding to the number k of the phase shift circuits.

4. (original) The semiconductor integrated circuit according to claim 2, comprising:

operation start control means for starting an operation of the selection control means when a first specified time elapses after having powered on.

5. (original) The semiconductor integrated circuit according to claim 4, comprising:

time measuring means for measuring a second specified time after termination of successive selection of the phase shift circuits by the selection control means, and operating the selection control means when the second specified time elapses, wherein

successive selection of the phase shift circuits is repeated at intervals of the second specified time.

6. (original) The semiconductor integrated circuit according to claim 2, wherein

the analog circuit is a solid-state image sensing element array; and

the noise component measured by the noise measuring circuit is a noise component superimposed on a video signal of a shielded region outputted from the solid-state image sensing element array during one valid horizontal period; and

successive selection of the phase shift circuits by the selection control means is performed in synchronization with a vertical period.